Communication technology and its signal processing are basic supportive factors of intelligent transportation system. Because of rapid progress in modern communication engineering, direct digital synthesizer (DDS) is widely used in communications system. However, traditional DDS technology is encountering challenges due to its ROM's capacity limit. The paper presents a new direct digital frequency synthesizing method based on Hybird-CORDIC (coordinated rotation digital computing) algorithm, which can calculate sin/cos value directly, improve performance, reduce size, and reduce design complexity. Accordingly, the result of field-programmable gate array (FPGA) realized with Verilog HDL language is in accord with expected requirement approvingly.
Introduction
The rapid expansion of city in China results in traffic jam heavily. Infrastructure cannot meet the demand of city transportation, thus intelligent transportation system (ITS) is becoming a promising approach to the challenge of city expansion 
Configuration of DDS
The direct digital synthesizer (DDS) is shown in Fig.1 
CORDIC Algorithm
The Coordinate Rotation Digital Computer algorithm Where, the third equation is the angle accumulator. The value of sin/cos can be attained after n rotations.
Hybird-CORDIC Algorithm
The rotation of the Hybird-CORDIC algorithm is divided into three steps to fulfill. The rotation of the first two steps use regular CORDIC iterative algorithm to achieve, the difference of them is that the first step attain the rotating direction using a lookup table, the second step attain the rotating direction by calculating directly. The last rotation is composed of multiplier unit and adder unit, which can reduce the line series of whole design and reduce the complexity of the whole circuit. 7 The circuit architecture diagram is shown in Fig.3 .
In design, we use the phase accumulators with 32 bits and calculate the phase-amplitude after intercepted 16
bits. Because the value of the positive/cosine symmetry in cycle is symmetrical, we can directly take φ∈[0, π /4] to calculate, the value of the rest interval can be directly obtained according to transforming the top three values, which can be formulated in binary form as follow:
First Rotation
In the first step, the angle of ϕ is divided into two parts, ϕ α β = + . 
From above, we can obtain m=4. In the first rotation, it mainly uses the CORDIC Algorithm in equation (5) 
Second Rotation
In order to complete the operation, the second and third 
The angle is computed by using the multiplier and the adder shown in Fig. 3 . The multiplier is needed to calculate from its scaled representation, see equation (5).
Since, as we have observed before, the absolute values of Zr and β are both lower than 2 -4 , the absolute value of γ is lower than 2 -3 . By representing with 11 bits, we
Similar to equation (7) and (8) 
The corresponding CORDIC equations are similar to the first rotation, we can use the equation (5) 
Final (Third) Rotation
The final rotation block in Fig. 3 implements the rotation by γ2. This final rotation could also be worked out by using the CORDIC algorithm. However, as observed
, when the rotation angle is small a complex multiplier is able to reduce the latency and improve the performances. In this case, the absolute value of phase is lower than 6 2 − . Therefore, we can approximate sine and cosine functions in the CORDIC algorithm as:
In this way, the final rotation is realized without the need of lookup tables to store sine and cosine values.
As shown in Fig. 3 , we have introduced two R8 modules in the final rotation stage for the sake of only intercepting 8 bits from X T2 and Y T2 into calculating, to reduce the complexity of multipliers input. The two modules introduce an additional error ε 2 at the output.
We have Table 1 shows the performances of the CORDIC algorithm and Hybird -CORDIC algorithm respectively.
DDS based on FPGA
In our design, in order to improve the frequency resolution ratio, we adopt the phase accumulator with 32 bit, intercepting16 bit into calculating and using the 13 binary to represent the consequence trigonometric function value. We use the Virtex4 to fulfill the design, which is produced by the Xlinx company, shown as 
Experiment Result
A Field-programmable Gate Array (FPGA) is an integrated circuit designed to be configured by the customer or designer after manufacturing, hence field programmable. The FPGA configuration is generally specified using a hardware description language (HDL), similar to that used for an application-specific integrated circuit (ASIC) (circuit diagrams were previously used to specify the configuration, as they were for ASICs, but this is increasingly rare). FPGAs can be used to implement any logical function that an ASIC could perform. Hence, we use FPGA to testify our new DDS design, and download the DDS design into FPGA after layout wiring, and then Chipscope will show the wave in fig.5 .
Through Matlab simulation on our design for stray case, the results show that the stray inhibit is more than 100dB, as shown in Fig.6 .
In the same FPGA device and design software cases, comparing our design with DDS based on the general CORDIC algorithm, the results show that our structure greatly reduces the complexity and power consumption of the circuit
Conclusion
This paper discusses the DDS structure based on Hybird-CORDIC algorithm in detail. This new structure divides the phase of π/4 into three parts, and uses different mathematics methods responding to each part.
The experiment shows that our design provides a great improvement in complexity, performance and area.
Consequently, the result of field-programmable gate array (FPGA) realized with Verilog HDL language is in accordance with expected requirement approvingly.
